

Study of the Thermomechanical Strain Induced by Current Pulses in SiC-Based Power MOSFET

Laura Anoldo, Claudia Triolo, Saverio Panarello¹, Francesca Garesci, Sebastiano Russo, Angelo Alberto Messina², Michele Calabretta³, and Salvatore Patanè⁴

Abstract—Power SiC MOSFETs are going to substitute Si devices by their significantly better performances that make them much suitable in power switching applications such as electric/hybrid vehicles. The increasingly use of these devices in critical mission profiles requires an ever-higher reliability, whereas the increase of the dissipated power during high-speed working cycling due to short current pulses leads to unavoidable thermal and mechanical stress. Here, we propose a direct method to evaluate the mechanical stress due to current pulses. This method highlights that high Power SiC-based MOSFET undergoes to almost two different thermomechanical processes with completely different time scale. The results allow a link between the thermo-mechanical stress and the device failure conditions, with special focus on the current pulses effects on metal surface, as this is a main power devices weakness.

Index Terms—Power MOSFET, reliability, silicon carbide, strain wide band gap semiconductors, Coffin Manson.

I. INTRODUCTION

WIDE Band Gap (WBG) semiconductors, such as Silicon Carbide (SiC) and Gallium Nitride (GaN), push the research to improve the devices that are already commercially available since the begun of the century. The SiC-based devices largely outperform the silicon-based ones and find applications in many fields of power electronics. [1]–[4]. These devices are increasingly used in mission critical application;

Manuscript received April 8, 2021; revised April 21, 2021 and April 26, 2021; accepted April 27, 2021. Date of publication May 3, 2021; date of current version June 29, 2021. This work was supported by the ECSEL JU Project PROGRESSUS (Highly efficient and trustworthy electronics, components and systems for the next generation energy supply infrastructure) under Agreement 876868. The review of this letter was arranged by Editor G. Han. (Corresponding author: Angelo Alberto Messina.)

Laura Anoldo is with the Dipartimento di Scienze Matematiche ed Informatiche, Scienze Fisiche e Scienze della Terra, Università degli Studi di Messina, 98122 Messina, Italy, and also with STMicroelectronics, 95125 Catania, Italy.

Claudia Triolo is with the Dipartimento di Ingegneria Civile, dell'Energia, dell'Ambiente e dei Materiali (DICEAM), Università degli Studi Mediterranea di Reggio Calabria, 89122 Reggio Calabria, Italy.

Saverio Panarello and Salvatore Patanè are with the Dipartimento di Scienze Matematiche ed Informatiche, Scienze Fisiche e Scienze della Terra, Università degli Studi di Messina, 98122 Messina, Italy.

Francesca Garesci is with the Dipartimento di Ingegneria, Università degli Studi di Messina, 98122 Messina, Italy.

Sebastiano Russo and Michele Calabretta are with STMicroelectronics, 95125 Catania, Italy.

Angelo Alberto Messina is with STMicroelectronics, 95125 Catania, Italy, and also with the Consiglio Nazionale delle Ricerche, Istituto per la Microelettronica e Microsistemi, 95121 Catania, Italy (e-mail: angelo.messina@st.com).

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2021.3077064>.

Digital Object Identifier 10.1109/LED.2021.3077064

hence a deeper comprehension of their failure mechanisms is needed. Due to its higher stiffness compared to silicon, the power cycling capability of SiC devices is particularly crucial [5], [6]. The repetitive quick increasing of temperature during high current pulses cycling leads to both thermal and mechanical stress, that wears out the gate oxide layer, the metal and the bonding [7]–[9].

In this frame, the reliability becomes more challenging to evaluate, specially taking into account that the modern devices technology has shifted towards ultra-thin body transistors and high thermal conductivity materials. In these devices, the crowding of carriers along a confined dimension [10] not only reates local hotspots but also gives rise to mechanical stress among the layers. Hence, the study of deformation mechanisms and the relationship between temperature and failure mechanisms could provide key information to improve reliability modeling and prediction. In the last years, many experimental techniques and theoretical simulations have been proposed in order to measure micrometric mechanical deformations and cracks, such as: Digital Image Correlation (DIC) method [11], Finite Element Analysis [12], Shearography [13]. The industry qualification of the devices is based on the reliability prediction that relies on the well know statistical methods based on the Coffin Manson model that defines the number of actual failures occurring as a fraction of the total number of units subjected to an accelerated test [14], [15]. The temperature cycles are one of the considered critical parameters for the premature aging of the electronic devices, as well as the gate threshold voltage, avalanche events, body diode degradation and so on [7]. Usually, this statistical approach is based on information about the difference induced by the accelerating parameters in the DUT after and before the aging treatment.

In Si-based devices, it has been observed that high current pulses may lead to a quick temperature increasing (beyond 100 °C) during their operation. The overheating can irreversibly damage the DUT surface [6]. Therefore, detecting the presence of hot spots is a powerful method for improving design and increasing reliability. A direct consequence of the thermomechanical cycles is an alternance of compressive and expansive displacements that involve the entire DUT. The out-of-plane mechanical displacement can be evaluated without decapsulating the DUT, hence observing it in its real working conditions [16]. The above phenomena become very important in automotive applications where the frequencies involved are of the order of a few hundreds of Hz, for example in applications such as gasoline or diesel injection, or power management in electric engine. In these cases, the strain mechanisms and the thermal behavior are fast enough to follow the current pulses and give rise to cumulative effects of mechanical stress.




Fig. 1. (a) Electric configuration for TSC (Terminal Short Circuit) overload test; (b) Optical image of the entire device after its failure.

In this letter, we focus on the strain mechanisms involved during the power cycling at frequencies of a few hundreds of Hz, and demonstrate that the DUT undergoes almost two different thermomechanical processes. Even if the temperature reaches relatively low values, both mechanisms are able to damage the metal and should be taken into account for a more precise lifetime estimation. The described experimental approach can be applied to many different kinds of electronic devices. However, some simple conditions must be satisfied: (i) the analyzed surface is reflective, indeed the out-of-plane mechanical displacement measurements are based on the optical interferometry principle; (ii) the package is removed to detect the temperature achieved by the metal layer. The thermo-mechanical results are correlated to the morphological variations of the metal induced by the stress. This allowed individuating a precise mechanism of the metal degradation.

II. EXPERIMENTAL SECTION

The analyzed DUT is a Power MOSFET based on silicon carbide technology provided by ST Microelectronics. The DUT has been decapsulated to allow the detecting of the thermal behaviour and the mechanical strain of the DUT during the test. The latter was performed using a Terminal Short Circuit (TSC) configuration (see Fig. 1) [17]. Through the V_{in} voltage, DUT is activated for a fixed t_{on} time interval ($t_{on} = 5$ ms) and it is switched off for $t_{off} = 1.5$ s. For each V_{in} pulse, the peak current value is 80 A with $V_{DS} = 10$ V and $V_{GS} = 15$ V. Thermal measurements have been performed by a high-speed emission microscope working in the infrared range [18]. The sub micrometric out-of-plane mechanical displacements have been measured by a microscope-based vibrometer (Polytec, MSA-500).

Synchronizing the current pulses with the acquisition, it is possible to record point by point the time resolved displacement of the surface. Designing a suitable grid of points, the system will produce a movie of the deformation during the pulses. AFM measurements have been performed in semi-contact mode using an NT-MDT mod. SMENA microscope.

III. RESULTS AND DISCUSSION

Figure 2a shows the thermal map of the DUT acquired at 5 ms after the current pulse started, also corresponding to the instant when the temperature reaches its maximum. The thermal map shows that the temperature reaches its maximum near to the bonding wire area. Figure 2b describes the temporal behavior of the temperature acquired at the hottest point on the metal surface. The temperature does not exceed 80 °C in




Fig. 2. (a) Thermal map acquired at 5ms after the start of the current pulse. (b) temperature behaviour versus time acquired at the hottest point of the metal surface. Mechanical deformations of DUT during its operation in TSC configuration: (c) maximum displacement acquired at 5ms; (d) displacement vs time at the center of the DUT (considered point is marked in Figure 3a) acquired for 20ms.

the above defined working conditions. Figure 2c shows the surface displacement frozen at the end of the current pulse.

The displacement map is characterized by a maximum displacement located at the hottest point of the surface. Figure 2d reports the displacement trend vs time, acquired in the point marked in Figure 2c. Interestingly, the displacement shows a narrow peak when the current pulse occurs, after the end of the current pulse, the metal comes back near to the zero position and a slow displacement starts (not shown for a single pulse). For a better understanding of the stress undergoes the DUT, we repeated the experiment exciting the DUT with a burst consisting of three current pulses at a frequency of 100Hz. Each pulse was 5ms wide with a duty cycle of 50%. The three pulses have been obtained by a 0.16 F capacitor; hence they have a decreasing peak current, and precisely of 85A, 80A and 75 A.

The DUT surface displacement vs time during the current train collected at the position, where the temperature reaches its maximum, is shown in Figure 3. The surface displacement follows the current pulses amplitude, and ranges between $1,6 \cdot 10^{-6}$ m to $1 \cdot 10^{-6}$ m as the current peaks decrease from 85A to 75A. After each pulse, the displacement goes back, but never reaching the starting point (Figure 3a). After the current train end, a slow displacement of the entire surface is observed (Figure 3b). These findings suggest that, during the pulse current cycling, the DUT undergoes two rather different processes: at the beginning, a quick strain that mainly involves the metal and presumably the first layers of semiconductor affecting the solder joint too. Subsequently, a displacement that involves the whole device is observed. This displacement is related to the slow heat diffusion related to the power dissipation inside the semiconductor that produces an increasing of the temperature of the entire chip and a thermal expansion.

The above observation let us conclude that during the normal operation, the DUT temperature will increase its baseline reaching a mean value. At operational frequencies of the order of hundreds of Hz, the temperature quickly increases following the current pulses and reaching a value far beyond the one measured with standard systems such as thermal cameras. Moreover, despite the relative low value




Fig. 3. Displacement of the DUT surface during the current train, collected near to the solder joint where the temperature reaches its maximum, for (a) 50ms and (b) 1.7s.




Fig. 4. Optical images of the DUT surface close to the bonding area acquired with a magnification of 10X: (a) before the stress (b) after the stress.

reached by the temperature, the quick displacement due to the current pulses induces a cumulative stress on the metal that, together with the slow surface movement, must be taken into account for a more complete estimation of the lifetime. During the above reported test, the investigated DUT fails after approximately 21500 current pulses.

Figure 4 shows the optical image of the DUT surface, after the failure. Noticeably, the optical image acquired with a magnification of 10X clearly shows a stressed area at the center of the DUT, while close to the gate contact it is still intact (Figure 1b), with a smooth surface. We can foresee that the metal layer suffers a considerable compressive stress during the heating cycles.

Literature distinguishes two temperature regimes [22]: above 175 °C when diffusional creep and plastic deformation involving conservative motion of dislocations occurred and below 175 °C when the main mechanism of mass transport is the plastic deformation caused by the compressional fatigue [19]. The plastic deformation can lead to the extrusion of single grains the surface roughness of the metallization with the macroscopic observable effect of a dull non-reflective surface appearance. In the cooling phase of the temperature cycle, if the elastic regime is exceeded, tensile stress can lead to cavitation effects at the grain boundaries. In the chosen operating conditions, the repetitive thermo-mechanical cycles activate the reconstruction of metallization. Since the maximum achieved temperature (about 80 °C, see Figure 2b) is well below of the threshold 175 °C, we attribute the cause of the reconstruction of metallization to the mechanical fatigue of the metal layer. The relatively low number of operating cycles of the DUT (before its failure) highlights that the strain/strain rate ratio acts as a very high efficiency acceleration factor.

Figure 5 a-b shows the AFM images (scan size 80 μm × 80 μm) and the distribution of the radius of the metal grains measured in the good and in the stressed region respectively. The average roughness of the metal surfaces is reported inside the AFM images. AFM analysis and calculated roughness agree with the previous analyses: the average roughness increases from about 190 nm, in the good region, to 292 nm




Fig. 5. (a) AFM image (scan size 80 μm × μm) of the good area (close to the gate contact) and measured average roughness; (b) AFM image (scan size 80 μm × 80 μm) of the stressed area (close to the drain contact) and measured average roughness. Histogram of the grains radius distribution calculated (c) in the good area and (d) in the stressed area of the DUT metallization.

in the stressed region. This variation, of about 100 nm, of the surface average roughness is linked to the variation of the metal grains size.

Figure 5 c-d shows the histograms of the grain radius distribution calculated in both analyzed regions. The roughness related to the good metal surface is characterized by a narrow band centered at 0.8 μm, with a shoulder at lower values. The histogram of the stressed region is characterized by a flat and large band, slightly shifted towards higher values of the radius size highlighting an increasing of the grains size that confirms the grains reconstruction process of metallization, which leads to a progressive damage of the metal contact, until the DUT failure.

IV. CONCLUSION

In conclusion, the high-speed thermal maps confirm that the SiC-based DUT operates at low temperatures (maximum temperature detected is 80 °C on the metal layer in the selected operating conditions). However, the failure of the device occurs after approximately 21500 current pulses. This rapid irreversible damage has been studied, considering the thermo-mechanical behaviour of the DUT. The time resolved mechanical displacement maps allow to identify two different processes that affect the device during its cycle of operation: a fast process engaging the metallization and the DUT first layers and a slow process due to the to heat diffusion involving the whole device [21].

The heat capacity and the thermal conductivity play a key role in the dynamics of the strain. In this frame, from the thermal point of view, the system works as a low pass filter, therefore, if the frequency increase too, the phenomenon will be cut off, and, presumably, other damage mechanisms may be activated. Under the test conditions considered, the fast process is individuated as the main responsible of the metal damage. For long operation time, the repetitive fast current pulses generate a cumulative stress in the metallization that act as input for the grain reconstruction process. Hence the displacement and strain-rate must be taken into account as a key factor in a predictive Coffin Manson model to obtain a more realistic evaluation of the lifetime.

REFERENCES

- [1] T. Zhao, J. Wang, A. Q. Huang, and A. Agarwal, "Comparisons of SiC MOSFET and Si IGBT based motor drive systems," in *Proc. IEEE Ind. Appl. Annu. Meeting*, Sep. 2007, pp. 331–335, doi: [10.1109/07IAS.2007.51](https://doi.org/10.1109/07IAS.2007.51).
- [2] D. Han and B. Sarlioglu, "Comprehensive study of the performance of SiC MOSFET-based automotive DC–DC converter under the influence of parasitic inductance," *IEEE Trans. Ind. Appl.*, vol. 52, no. 6, pp. 5100–5111, Nov. 2016, doi: [10.1109/TIA.2016.2586463](https://doi.org/10.1109/TIA.2016.2586463).
- [3] M. Nawaz, "On the evaluation of gate dielectrics for 4H-SiC based power MOSFETs," *Act. Passive Electron. Compon.*, vol. 2015, pp. 1–12, Jan. 2015, doi: [10.1155/2015/651527](https://doi.org/10.1155/2015/651527).
- [4] J. Loncarski, V. G. Monopoli, R. Leuzzi, P. Zanchetta, and F. Cupertino, "Efficiency, cost and volume comparison of Si-IGBT based T-NPC and 2-level SiC-MOSFET based topology with dv/dt filter for high speed drives," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Oct. 2020, pp. 3718–3724.
- [5] S. Panarello, C. Triolo, A. Testa, S. Patane, D. Patti, and S. Russo, "Thermal stress and mechanical strain real time mapping in intelligent power switches device," in *Proc. IEEE 26th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, Jun. 2014, pp. 321–324.
- [6] S. Panarello, C. Triolo, F. Garesci, S. Patanè, and R. Denaro, "Improving ICs reliability with high speed thermal mapping," *Integr. VLSI J.*, vol. 63, pp. 342–350, Sep. 2018.
- [7] B. J. Nel and S. Perinpanayagam, "A brief overview of SiC MOSFET failure modes and design reliability," *Proc. CIRP*, vol. 59, pp. 280–285, 2017.
- [8] Z. Ni, X. Lyu, O. P. Yadav, and D. Cao, "Review of SiC MOSFET based three-phase inverter lifetime prediction," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2017, pp. 1007–1014, doi: [10.1109/APEC.2017.7930819](https://doi.org/10.1109/APEC.2017.7930819).
- [9] R. Singh and A. R. Hefner, "Reliability of SiC MOS devices," *Solid-State Electron.*, vol. 48, nos. 10–11, pp. 1717–1720, Oct. 2004, doi: [10.1016/j.sse.2004.05.005](https://doi.org/10.1016/j.sse.2004.05.005).
- [10] M. Lundstrom, *Fundamentals of Carrier Transport*, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2000.
- [11] T. Jin, N. S. Goo, W.-S. Kim, and J. Lee, "Thermal strain measurement of a double ring structure using digital image correlation method," in *Proc. 13th InterSociety Conf. Thermal Thermomechanical Phenomena Electron. Syst.*, May 2012, pp. 1015–1019.
- [12] C.-W. Kuo and H.-Y. Tsai, "Thermal stress analysis and failure mechanisms for through silicon via array," in *Proc. 13th InterSociety Conf. Thermal Thermomechanical Phenomena Electron. Syst.*, May 2012, pp. 202–206.
- [13] Y. Y. Hung and H. P. Ho, "Shearography: An optical measurement technique and applications," *Mater. Sci. Eng., R, Rep.*, vol. 49, no. 3, pp. 61–87, Apr. 2005.
- [14] J. B. Bernstein, M. Gurfinkel, X. Li, J. Walters, Y. Shapira, and M. Talmor, "Electronic circuit reliability modeling," *Microelectron. Rel.*, vol. 46, no. 12, pp. 1957–1979, Dec. 2006.
- [15] Y. Song and B. Wang, "Survey on reliability of power electronic systems," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 591–604, Jan. 2013.
- [16] S. Panarello, F. Garesci, C. Triolo, S. Patane, D. Patti, and S. Russo, "Reliability model application for power devices using mechanical strain real time mapping," in *Proc. 28th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, Jun. 2016, pp. 127–130.
- [17] A. Castellazzi, T. Funaki, T. Kimoto, and T. Hikihara, "Short-circuit tests on SiC power MOSFETs," in *Proc. IEEE 10th Int. Conf. Power Electron. Drive Syst. (PEDS)*, Apr. 2013, doi: [10.1109/PEDS.2013.6527219](https://doi.org/10.1109/PEDS.2013.6527219).
- [18] S. Panarello, S. Patanè, A. Testa, S. De Caro, R. Letor, S. Russo, and D. Patti, "An infrared thermal measuring system for automotive applications and reliability improvement," in *Sensors and Microsystems (Lecture Notes in Electrical Engineering)*, vol. 91, 2011, pp. 461–465.
- [19] Y. Kanda, K. Zama, Y. Kariya, H. Oota, S. Kikuchi, H. Yamabe, and K. Nakamura, "Thermal fatigue life evaluation of CSP joints by mechanical fatigue testing," in *Proc. 12th IEEE Intersociety Conf. Thermal Thermomechanical Phenomena Electron. Syst.*, Jun. 2010, pp. 1–5.
- [20] S. Kaplan, T. Griffin, and S. Bayne, "Silicon vs silicon carbide device characterization," in *Dig. Tech. Papers. PPC 14th IEEE Int. Pulsed Power Conf.*, Jun. 2003, pp. 1217–1220.
- [21] A. Sitta, M. Renna, A. A. Messina, G. Sequenzia, G. D'Arrigo, and M. Calabretta, "Thermal measurement and numerical analysis for automotive power modules," in *Proc. 21st Int. Conf. Thermal, Mech. Multi-Physics Simul. Exp. Microelectron. Microsyst. (EuroSimE)*, Jul. 2020, pp. 1–3.
- [22] J. Lutz, H. Schlangenotto, U. Scheuermann, and R. D. Doncker, *Semiconductor Power Devices. Physics, Characteristics, Reliability*. Berlin, Germany: Springer-Verlag, 2011.