The aim of the work is to investigate the current-voltage (I-V) characteristics of inhomogeneous Au/n-InP Schottky barrier (SB) diodes in the 100-300 K temperature range. More in detail, a numerical simulation study is carried out by using a physical device simulator and the diode I-V experimental curves are fitted both in forward and reverse bias conditions by explaining the current transport mechanisms at low temperature. Tunneling current flows through the native oxide and nanometer-sized patches embedded at the Au/n-InP interface. These patches determine a lower barrier height (local) which is temperature-dependent and responsible of the diode current behaviors in the low bias regime. The patch area is in the order of one-millionth of the total diode area and the SB is between 0.01 and 0.3 eV in the patch region. The simulations are in good agreement with the measurements in the whole explored current range extending over six orders of magnitude.
Analysis of I–V–T Characteristics of Au/n-InP Schottky barrier diodes with modeling of nanometer-sized patches at low temperature / Fritah, A.; Dehimi, L.; Pezzimenti, F.; Saadoune, A.; Abay, B.. - In: JOURNAL OF ELECTRONIC MATERIALS. - ISSN 0361-5235. - 48:6(2019), pp. 3692-3698. [10.1007/s11664-019-07129-2]
Analysis of I–V–T Characteristics of Au/n-InP Schottky barrier diodes with modeling of nanometer-sized patches at low temperature
F. PEZZIMENTI
Membro del Collaboration Group
;
2019-01-01
Abstract
The aim of the work is to investigate the current-voltage (I-V) characteristics of inhomogeneous Au/n-InP Schottky barrier (SB) diodes in the 100-300 K temperature range. More in detail, a numerical simulation study is carried out by using a physical device simulator and the diode I-V experimental curves are fitted both in forward and reverse bias conditions by explaining the current transport mechanisms at low temperature. Tunneling current flows through the native oxide and nanometer-sized patches embedded at the Au/n-InP interface. These patches determine a lower barrier height (local) which is temperature-dependent and responsible of the diode current behaviors in the low bias regime. The patch area is in the order of one-millionth of the total diode area and the SB is between 0.01 and 0.3 eV in the patch region. The simulations are in good agreement with the measurements in the whole explored current range extending over six orders of magnitude.File | Dimensione | Formato | |
---|---|---|---|
Fritah_2019_JEM_Analysis_editor.pdf
non disponibili
Descrizione: Articolo principale
Tipologia:
Versione Editoriale (PDF)
Licenza:
Tutti i diritti riservati (All rights reserved)
Dimensione
1.12 MB
Formato
Adobe PDF
|
1.12 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Fritah_2019_JEM_Analysis_post.pdf
Open Access dal 21/03/2020
Descrizione: Articolo principale
Tipologia:
Documento in Post-print
Licenza:
Tutti i diritti riservati (All rights reserved)
Dimensione
1.12 MB
Formato
Adobe PDF
|
1.12 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.